 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: * The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications * The IC06 74HC/HCT/HCU/HCMOS Logic Package Information * The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC/HCT4016 Quad bilateral switches Product specification File under Integrated Circuits, IC06 December 1990 Philips Semiconductors Product specification Quad bilateral switches FEATURES * Low "ON" resistance: 160 (typ.) at VCC = 4.5 V 120 (typ.) at VCC = 6.0 V 80 (typ.) at VCC = 9.0 V * Individual switch controls * Typical "break before make" built in * Output capability: non-standard * ICC category: SSI GENERAL DESCRIPTION The 74HC/HCT4016 are high-speed Si-gate CMOS devices and are pin compatible with the "4016" of the QUICK REFERENCE DATA GND = 0 V; Tamb = 25 C; tr = tf = 6 ns 74HC/HCT4016 "4000B" series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4016 have four independent analog switches (transmission gates). Each switch has two input/output terminals (Yn, Zn) and an active HIGH enable input (En). When En is connected to VCC, a low bidirectional path between Yn and Zn is established (ON condition). When En is connected to ground (GND), the switch is disabled and a high impedance between Yn and Zn is established (OFF condition). Current through a switch will not cause additional VCC current provided the voltage at the terminals of the switch is maintained within the supply voltage range; VCC >> (VY, VZ) >> GND. Inputs Yn and Zn are electrically equivalent terminals. TYPICAL SYMBOL tPZH/ tPZL tPHZ/ tPLZ CI CPD CS Notes 1. CPD is used to determine the dynamic power dissipation (PD in W): PD = CPD x VCC2 x fi + { (CL + CS) x VCC2 x fo } where: fi = input frequency in MHz fo = output frequency in MHz {(CL + CS) x VCC2 x fo} = sum of outputs CL = output load capacitance in pF CS = max. switch capacitance in pF VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC - 1.5 V ORDERING INFORMATION See "74HC/HCT/HCU/HCMOS Logic Package Information". PARAMETER turn "ON" time En to VOS turn "OFF" time En to VOS input capacitance power dissipation capacitance per switch max. switch capacitance notes 1 and 2 CONDITIONS HC CL = 15 pF; RL = 1 k; VCC = 5 V 16 14 3.5 12 5 HCT 17 20 3.5 12 5 ns ns pF pF pF UNIT December 1990 2 Philips Semiconductors Product specification Quad bilateral switches PIN DESCRIPTION PIN NO. 1, 4, 8, 11 7 2, 3, 9, 10 13, 5, 6, 12 14 SYMBOL Y0 to Y3 GND Z0 to Z3 E0 to E3 VCC NAME AND FUNCTION independent inputs/outputs ground (0 V) independent inputs/outputs enable inputs (active HIGH) positive supply voltage 74HC/HCT4016 (a) (b) Fig.1 Pin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol. December 1990 3 Philips Semiconductors Product specification Quad bilateral switches APPLICATIONS * Signal gating * Modulation * Demodulation * Chopper Fig.4 Functional diagram. 74HC/HCT4016 FUNCTION TABLE INPUT En L H Notes 1. H = HIGH voltage level L = LOW voltage level CHANNEL IMPEDANCE high low Fig.5 Schematic diagram (one switch). December 1990 4 Philips Semiconductors Product specification Quad bilateral switches RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134) Voltages are referenced to GND (ground = 0 V) SYMBOL VCC IIK ISK IS ICC; IGND Tstg Ptot PARAMETER DC supply voltage DC digital input diode current DC switch diode current DC switch current DC VCC or GND current storage temperature range power dissipation per package plastic DIL plastic mini-pack (SO) PS power dissipation per switch 750 500 100 mW mW mW -65 MIN. -0.5 MAX. +11.0 20 20 25 50 +150 UNIT V mA mA mA mA C CONDITIONS 74HC/HCT4016 for VI < -0.5 V or VI > VCC + 0.5 V for VS < -0.5 V or VS > VCC + 0.5 V for -0.5 V < VS < VCC + 0.5 V for temperature range: -40 to +125 C 74HC/HCT above +70 C: derate linearly with 12 mW/K above +70 C: derate linearly with 8 mW/K RECOMMENDED OPERATING CONDITIONS 74HC SYMBOL PARAMETER min. typ. max. min. typ. max. VCC VI VS Tamb Tamb DC supply voltage DC input voltage range DC switch voltage range operating ambient temperature range operating ambient temperature range 2.0 GND GND -40 -40 5.0 10.0 VCC VCC +85 +125 1000 t r, t f input rise and fall times 6.0 500 400 250 6.0 500 ns 4.5 GND GND -40 -40 5.0 5.5 VCC VCC +85 V V V C see DC and AC CHARACTERISTICS VCC = 2.0 V VCC = 4.5 V VCC = 6.0 V VCC = 10.0 V 74HCT UNIT CONDITIONS +125 C December 1990 5 Philips Semiconductors Product specification Quad bilateral switches DC CHARACTERISTICS FOR 74HC/HCT For 74HC: VCC = 2.0, 4.5, 6.0 and 9.0 V For 74HCT: VCC = 4.5 V Tamb (C) 74HC/HCT SYMBOL PARAMETER min. RON ON resistance (peak) +25 typ. - 160 120 85 160 80 70 60 170 90 80 65 - 16 12 9 - 320 240 170 - 160 140 120 - 180 160 135 -40 to +85 - 400 300 213 - 200 175 150 - 225 200 170 -40 to +125 - 480 360 255 - 240 210 180 - 270 240 205 UNIT 74HC/HCT4016 TEST CONDITIONS VCC (V) 2.0 4.5 6.0 9.0 2.0 4.5 6.0 9.0 2.0 4.5 6.0 9.0 2.0 4.5 6.0 9.0 IS (A) 100 1000 1000 1000 100 1000 1000 1000 100 1000 1000 1000 Vis VI max. min. max. min. max. VCC VIH to or GND VIL GND VIH or VIL VCC VIH or VIL RON ON resistance (rail) RON ON resistance (rail) RON maximum ON resistance between any two channels VCC VIH to or GND VIL Notes to the DC Characteristics 1. At supply voltages approaching 2.0 V the analog switch ON-resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital signals only, when using these supply voltages. 2. For test circuit measuring RON see Fig.6. Fig.6 Test circuit for measuring RON. Fig.7 Test circuit for measuring OFF-state current. December 1990 6 Philips Semiconductors Product specification Quad bilateral switches 74HC/HCT4016 Fig.8 Test circuit for measuring ON-state current. Fig.9 Typical RON as a function of input voltage Vis for Vis = 0 to VCC. December 1990 7 Philips Semiconductors Product specification Quad bilateral switches DC CHARACTERISTICS FOR 74HC Voltages are referenced to GND (ground = 0 V) Tamb (C) 74HC SYMBOL PARAMETER min. VIH HIGH level input voltage 1.5 3.15 4.2 6.3 +25 typ. 1.2 2.4 3.2 4.3 0.8 2.1 2.8 4.3 0.50 1.35 1.80 2.70 0.1 0.2 0.1 -40 to +85 -40 to +125 max. V UNIT 74HC/HCT4016 TEST CONDITIONS VCC (V) 2.0 4.5 6.0 9.0 2.0 4.5 6.0 9.0 6.0 VCC 10.0 or GND 10.0 VIH or VIL 10.0 VIH or VIL 6.0 VCC 10.0 or GND VS = VCC - GND (see Fig.7) VS = VCC - GND (see Fig.8) Vis = GND or VCC; Vos = VCC or GND VI OTHER max. min. max. min. 1.5 3.15 4.2 6.3 0.50 1.35 1.80 2.70 1.0 2.0 1.0 1.5 3.15 4.2 6.3 VIL LOW level input voltage 0.50 1.35 1.80 2.70 1.0 2.0 1.0 V II input leakage current analog switch OFF-state current per channel analog switch ON-state current quiescent supply current A IS A IS 0.1 1.0 1.0 A ICC 2.0 4.0 20.0 40.0 40.0 80.0 A AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HC SYMBOL PARAMETER min. tPHL/ tPLH propagation delay Vis to Vos turn "ON" time En to Vos +25 typ. 17 6 5 4 52 19 15 11 47 17 14 13 -40 to +85 max. min. max. 60 12 10 8 190 38 32 28 145 29 25 22 75 15 13 10 240 48 41 35 180 36 31 28 8 -40 to +125 min. max. 90 18 15 12 235 57 48 42 220 44 38 33 ns 2.0 4.5 6.0 9.0 2.0 4.5 6.0 9.0 2.0 4.5 6.0 9.0 RL = ; CL = 50 pF (see Fig.16) UNIT V CC (V) OTHER TEST CONDITIONS tPZH/ tPZL ns RL = 1 k; CL = 50 pF (see Figs 17 and 18) tPHZ/ tPLZ turn "OFF" time En to Vos ns RL = 1 k; CL = 50 pF (see Figs 17 and 18) December 1990 Philips Semiconductors Product specification Quad bilateral switches DC CHARACTERISTICS FOR 74HCT Voltages are referenced to GND (ground = 0 V) Tamb (C) 74HCT SYMBOL PARAMETER +25 min. typ. VIH HIGH level input voltage LOW level input voltage input leakage current analog switch OFF-state current per channel analog switch ON-state current quiescent supply current additional quiescent supply current per input pin for unit load coefficient is 1 (note 1) 100 2.0 1.6 -40 to +85 -40 to +125 max. V UNIT 74HC/HCT4016 TEST CONDITIONS VCC VI (V) 4.5 to 5.5 4.5 to 5.5 5.5 VCC or GND VIH or VIL VIH or VIL VCC or GND VS = VCC - GND (see Fig.7) VS = VCC - GND (see Fig.8) Vis = GND or VCC; Vos = VCC or GND OTHER max. min. max. min. 2.0 2.0 VIL 1.2 0.8 0.8 0.8 V II 0.1 1.0 1.0 A IS 0.1 1.0 1.0 A 5.5 IS 0.1 1.0 1.0 A 5.5 ICC 2.0 20.0 40.0 A 4.5 to 5.5 4.5 to 5.5 ICC 360 450 490 A VCC other inputs -2.1V at VCC or GND Note 1. The value of additional quiescent supply current (ICC) for a unit load of 1 is given here. To determine ICC per input, multiply this value by the unit load coefficient shown in the table below. INPUT EN UNIT LOAD COEFFICIENT 1.00 December 1990 9 Philips Semiconductors Product specification Quad bilateral switches AC CHARACTERISTICS FOR 74HCT GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HCT SYMBOL PARAMETER +25 -40 to +85 max. 15 44 44 44 -40 to +125 min. max. 18 53 53 53 ns ns ns ns UNIT 74HC/HCT4016 TEST CONDITIONS VCC OTHER (V) 4.5 4.5 4.5 4.5 RL = ; CL = 50 pF (see Fig.16) RL = 1 k; CL = 50 pF (see Figs 17 and 18) RL = 1 k; CL = 50 pF (see Figs 17 and 18) RL = 1 k; CL = 50 pF (see Figs 17 and 18) min. typ. max. min. tPHL/ tPLH tPZH tPZL tPHZ/ tPLZ propagation delay Vis to Vos turn "ON" time En to Vos turn "ON" time En to Vos turn "OFF" time En to Vos 6 19 20 23 12 35 35 35 ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT Recommended conditions and typical values GND = 0 V; tr = tf = 6 ns SYMBOL PARAMETER sine-wave distortion f = 1 kHz sine-wave distortion f = 10 kHz switch "OFF" signal feed-through crosstalk between any two switches V(p-p) crosstalk voltage between enable or address input to any switch (peak-to-peak value) minimum frequency response (-3dB) maximum switch capacitance typ. 0.80 0.40 2.40 1.20 -50 -50 -60 -60 110 220 UNIT % % % % dB dB dB dB mV mV VCC (V) 4.5 9.0 4.5 9.0 4.5 9.0 4.5 9.0 4.5 9.0 Vis(p-p) (V) 4.0 8.0 4.0 8.0 note 3 note 3 CONDITIONS RL = 10 k; CL = 50 pF (see Fig.14) RL = 10 k; CL = 50 pF (see Fig.14) RL = 600 ; CL = 50 pF; f = 1 MHz (see Figs 10 and 15) RL = 600 ; CL = 50 pF; f = 1 MHz (see Fig.12) RL = 600 ; CL = 50 pF; f = 1 MHz (En, square wave between VCC and GND, tr = tf = 6 ns) (see Fig.13) note 4 RL = 50 ; CL = 10 pF (see Figs 11 and 14) fmax CS Notes 150 160 5 MHz MHz pF 4.5 9.0 1. Vis is the input voltage at a Yn or Zn terminal, whichever is assigned as an input. 2. Vos is the output voltage at a Yn or Zn terminal, whichever is assigned as an output. 3. Adjust input voltage Vis to 0 dBm level (0 dBm = 1 mW into 600 ). 4. Adjust input voltage Vis to 0 dBm level at Vos for 1 MHz (0 dBm = 1 mW into 50 ). December 1990 10 Philips Semiconductors Product specification Quad bilateral switches 74HC/HCT4016 Test conditions: VCC = 4.5 V; GND = 0 V; RL = 50 ; Rsource = 1 k. Fig.10 Typical switch "OFF" signal feed-through as a function of frequency. Test conditions: VCC = 4.5 V; GND = 0 V; RL = 50 ; Rsource = 1 k. Fig.11 Typical frequency response. December 1990 11 Philips Semiconductors Product specification Quad bilateral switches 74HC/HCT4016 Fig.12 Test circuit for measuring crosstalk between any two switches. (a) channel ON condition; (b) channel OFF condition. The crosstalk is defined as follows (oscilloscope output): Fig.13 Test circuit for measuring crosstalk between control and any switch. Fig.14 Test circuit for measuring sine-wave distortion and minimum frequency response. Fig.15 Test circuit for measuring switch "OFF" signal feed-through. December 1990 12 Philips Semiconductors Product specification Quad bilateral switches AC WAVEFORMS 74HC/HCT4016 (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V. Fig.16 Waveforms showing the input (Vis) to output (Vos) propagation delays. (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V. Fig.17 Waveforms showing the turn-ON and turn-OFF times. December 1990 13 Philips Semiconductors Product specification Quad bilateral switches TEST CIRCUIT AND WAVEFORMS Conditions TEST tPZH tPZL tPHZ tPLZ others SWITCH GND VCC GND VCC open Vis VCC GND VCC GND pulse 74HC/HCT4016 CL = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values). RT = termination resistance should be equal to the output impedance ZO of the pulse generator. tr = tf = 6 ns; when measuring fmax, there is no constraint tr, tf with 50% duty factor. tr; tf FAMILY 74HC 74HCT AMPLITUDE VCC 3.0 V VM 50% 1.3 V fmax; PULSE WIDTH < 2 ns < 2 ns OTHER 6 ns 6 ns Fig.18 Test circuit for measuring AC performance. CL = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values). RT = termination resistance should be equal to the output impedance ZO of the pulse generator. tr = tf = 6 ns; when measuring fmax, there is no constraint tr, tf with 50% duty factor. tr; tf FAMILY 74HC 74HCT AMPLITUDE VCC 3.0 V VM 50% 1.3 V fmax; PULSE WIDTH < 2 ns < 2 ns OTHER 6 ns 6 ns Fig.19 Input pulse definitions. PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines". December 1990 14 This datasheet has been download from: www..com Datasheets for electronics components. |
Price & Availability of 74HCT4016D
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |